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Current applications constraints are pushing for higher com-
putation power while reducing energy consumption, driv-
ing the development of increasingly specialized socs. In
the mean time, these socs are still programmed in assem-
bly language to make use of their specific hardware mecha-
nisms. The constraints on hardware development bringing
specialization, hence heterogeneity, it is essential to support
these new mechanisms using high-level programming. In
this work, we use a parametric data flow formalism to ab-
stract the application from any hardware platform. From
this premise, we propose to contribute to the compilation of
target independent programs on heterogeneous platforms.
These developments are threefold, with 1) the support of
hardware accelerators for computation using actor fusion,
2) the automatic generation of communications on complex
memory layouts and 3) the synchronization of distributed
cores using hardware mechanisms for scheduling. The code
generation is illustrated on a telecommunication dedicated
heterogeneous soc.
Categories and Subject Descriptors
D.3.2 [Programming Languages]: Language Classifica-
tions—Data-flow languages; D.3.3 [Programming Lan-
guages]: Processors—Retargetable compilers
1. INTRODUCTION
Throughout its history, processor development has been driven
by the Moore law, but was also by technology constraints.
The power wall, whereby instruction level parallelism was
not improved effectively by increasing transistor count and
frequency growth as halted, was answered by the appari-
tion of multi-core processors. We now enter the dark silicon
era [8], which fixes a limit on the number of transistors that
can be powered on at a given time. To answer this new
limitation, chip designers are specializing parts of their de-
sign for application-specific constraints (e.g. video decoding,
voice recognition), which leads to more and more heteroge-
neous System on Chip (soc) [3]. We now find hardware
acceleration not only in computation, but also in communi-
cation and control, making it ubiquitous and which must be
programmed efficiently.
From the software point of view, programming efficiently
each new kind of architecture is a renewed challenge. The
multiplication of cores requires explicit parallelism in the ap-
plication, with several solutions from imperative concurrent
models (e.g. Pthreads, MPI), but also approaches like the
data flow model of computation (MoC). The emergence of
heterogeneity brings a new constraint, each platform requir-
ing specific instructions in order to take advantage of the
specialized parts.
Our problem is to find how to program these new heteroge-
neous platforms efficiently. This efficiency has to be found
both in terms of raw computing performance, but also in
terms of time and difficulty to write new programs or adapt
existing programs to new platforms. To reach this objective,
a high-level language is necessary, current targets being too
complex to be programmed using assembly language. An-
other constraint is the platform abstraction for both having
a portable implementation and reducing the requirements
on the platform mechanisms knowledge.
Another problem is that the targeted applications on these
platforms adds both performance and timing constraints. As
an example, telecommunication protocol lte-advanced re-
quires 40 GOPS and a latency less than 2 µs [5]. In order to
achieve the performance target, software optimizations can
be done both at compilation time and at runtime. Runtime
optimizations are able to reach high throughput by leverag-
ing runtime knowledge, at the cost of an initial overhead.
This overhead is usually made profitable given compatible
time constraints, but is clearly not possible within our la-
tency requirements.
To answer the high-level representation and parallelism con-
straints, we propose to use a parametric data flow MoC. In
this model, data and task parallelism are exposed to the
compiler. Moreover, this MoC permits many static analyses
and associated optimizations to match the constraints of our
target application.
In this paper, we propose compilation methods which do
not exist in current state of the art data flow compilers.
Our contribution is threefold :
• Platform independent language primitives thanks to
the use of actor fusion.
• Compilation of parametric inter-core communications.
• Code generation for distributed scheduling targeting
specialized controllers.
The remaining of the paper is built as follow: we describe
our target demonstrator as well as related work on heteroge-
neous soc compilation in section 2 to motivate our work; the
compilation MoC and language are introduced in section 3;
contributions are described in section 4; results sustaining
our approach are presented in section 5 before the conclu-
sion.
2. MOTIVATION AND RELATED WORK
To better understand the characteristics of heterogeneous
socs targeted by our compilation flow, we look at the cea
Magali platform [6], before reviewing related work in het-
erogeneous programming.
2.1 Heterogeneous SoC example : Magali
The Magali chip [6] is a system on chip dedicated to physi-
cal layer processing of ofdma radio protocols, with a special
focus to 3gpp lte-advanced as reference application. It in-
cludes heterogeneous computation hardware, with very dif-
ferent degrees of programmability, from configurable blocks
to dsps programmable in C. As an example, one reconfig-
urable block is used to perform both an fft and a deframing
(removing some of the resulting data). This operator per-
mits to preserve only the significant data, hence reducing
the data transmission time, but is also platform specific and
needs to be abstracted away.
Communications between blocks use a 2D-mesh network on
chip (Network-on-Chip). All the data communications are
programmed statically on a credit/data mechanism between
source and destination called icc for input, occ for out-
put. One big difficulty when programming this platform
is to guarantee consistency for all communications between
all blocks, which for non trivial applications makes manual
writing a daunting task. The example on Fig. 1 illustrates
this on a toy application with 4 cores. In this example, core
A sends 30 data to core C using occ 0. The occ configura-
tion for sending data needs to know which icc it addresses
and how many data it sends. Likewise, the icc 0 on core C
needs to know how many credits to send and to which occ.
On this simple application, coherency between 10 configu-
rations has to be guaranteed by the programmer, making it
error prone.
Main configuration and control of the chip is done by an
arm cpu. Magali offers distributed control features, en-
abling to program sequences of computations at core level.
Distributed Configuration and Communication Controllers
(ccc) support program sequences, with two levels loops and


































Figure 9 : Data and processing flows example Figure 1: Data and processing flows example in Magali
(from [7])
found in [7]. The controllers in charge of the program se-
quences are limited in scope and platform specific, but also
essential to efficiently use Magali. They are illustrated in
Fig. 1. Core C distributed controller is programmed to re-
peat two times a first configuration, before switching to a
second configuration. Using the same distributed control
mechanism, communications sequences are also programmed
for each input/output.
Looking at this example platform, we see that computation,
communication and control are hardware accelerated and
need to be supported in the programming flow. In the next
section, we look at some significant works in the domain
of heterogeneous soc programming from the target perspec-
tive, starting from general solutions before focusing on data
flow programming.
2.2 Related work
For an embedded software programmer, the easiest way to
program an heterogeneous platform is to use an impera-
tive language (generally C language) associated with threads
to express parallelism. It has been used to program both
heterogeneous and homogeneous parallel platforms. For in-
stance, the different units of the bear sdr platform [15] are
programmed using C and Matlab code.
The ExoCHI [19] programming environment and Merge [13]
framework (based on ExoCHI) are proposals aiming at eas-
ing the programming of heterogeneous platforms while achiev-
ing good performances. The proposed solution extendsOpenMP
with intrinsic functions and dynamically maps the software
on available resources. Similarly, OpenCL [12] can be used
for heterogeneous platforms support.
The main limitation of these approaches is their lack of
abstraction, requiring to program explicitly all hardware
mechanisms. Even if using a high-level representation, the
programmer still needs precise knowledge of the platform’s
specific resources, in order to write the required platform-
specific program.
Numerous research works present arguments in favor of a
paradigm shift and propose to program waveforms using
data flow languages. These languages relies on a data flow
Model of Computation (MoC) where a program is repre-
sented as a directed graph G = (V,E). An actor v ∈ V rep-
resents a computational module or a hierarchically nested
subgraph. A directed edge e ∈ E represents a fifo buffer
from its source actor S to its destination actor D. Data flow
graphs follow a data-driven execution: an actor v can be
executed (fired) only when enough data samples are avail-
able on its input edges. When firing, v consumes a certain
amount of samples from its input edges and produces a cer-




Figure 2: Representation of the balance between provability
and expressivity in data flow computation models.
Many data flow-compliant programming models have been
proposed for specific applications; they are illustrated in
Fig. 2. Synchronous Data Flow (sdf) means that the num-
ber of tokens necessary for an actor to fire is known at
compile-time. In this case, static scheduling of actors can be
performed and the size of the buffers between actors can be
bounded. In Dynamic Data Flow, data samples consumed
and produced by an actor at each firing can vary dynam-
ically at runtime, and can even be 0 in order to provide
more flexibility for programming. As a drawback, theoreti-
cal analysis capabilities are reduced. Between synchronous
and dynamic data flow formalisms, a wide amount of models
have been proposed, e.g. Cyclo-Static Data Flow (csdf) [2],
Schedulable Parametric Data Flow (spdf) [9]. The goal was
to look for a trade-off between the ability to statically ana-
lyze programs and the expressivity of the languages.
ΣC [11] is a proposal to program waveforms using an ex-
tension of C. The corresponding MoC is more expressive
than sdf thanks to non-deterministic extensions but still
allows some static analyses to be performed such as bound-
ing memory usage. However it does not allow dynamic be-
havior of actors. MAPS [4] is also based on a C extension,
and uses a dynamic data flow MoC. The dynamicity is sup-
ported through a dynamic mapping, with high level opera-
tors mapped on accelerators at runtime. We can also men-
tion work on the Magali platform using the kpn MoC [14].
The mapping is done on abstract architecture and platform
to reduce the platform dependency.
One common pattern in these approaches is the use of C lan-
guage or a derivative to represent computation in a famil-
iar manner, while using high level concepts such as threads
or actors to convey parallelism. Platform specific operators
are supported by libraries and apis, with some environments
such as ExoCHI allowing to split operators to fit the plat-
form granularity.
The recent progress of significative works such as ExoCHI
and MAPS testifies to the importance of research in hetero-
geneous soc programming. However, these approaches uses
dynamic MoCs which are supported by multi-core proces-
sors, but falls outside the scope of our platform. We propose
to work on a parametric data flow MoC to get the desired
expressivity while keeping analyzability. Starting from this
premise, we put forward a new compilation flow and runtime
for this MoC.
3. FRAMEWORK
3.1 Model of computation
In this work, we chose to start from a data flow MoC to
harness its inherent parallelism and analyzability. More-
over, the need for verifiable but still flexible data flow MoCs
recently lead to the appearance of two new MoCs: Scenario-
Aware Data Flow [18] and Parametric Data Flow [9]. Fradet
and Girault identify a subclass of this MoC called schedula-
ble parametric data flow (spdf) where the schedulability of
the data flow graph can still be assessed statically. We chose
to experiment using this MoC, but most of the contribution
remains valid for analyzable data flow models. Moreover,
sdf being a subset of spdf without parameters, our work
and the resulting compiler applies to sdf.
To introduce spdf, a program is represented on Fig. 3 with
four data flow actors named A,B,C and D. As in a classical
data flow graph, the integers on the arcs represent the num-
ber of samples produced or consumed by the actor at each
execution. In spdf, this number can be a symbolic parame-
ter, the value of which is produced by an actor (e.g. the set















Figure 3: A simple schedulable parametric data flow
graph [9], p and q are parameters instantiated at execution.
One interesting feature of spdf is the ability to generate
one schedule per actor, which is repeated at each iteration
of the graph. The data flow graph being parametric, so
is the number of iterations, and the generated schedule is
a quasi-static schedule. As an example, the schedule for
actor B in Fig. 3 is (pop p; (Bp; push q)2), which reads as:
get parameter p, then repeat twice the following: execute p
times the core code of B, provide parameter q (computed in
the core code of B). The reader is invited to refer to [9] for
implementation details.
3.2 Language
The language we propose is based on C++. It consists of
a set of classes allowing to describe a parametric data flow
graph. Fig. 4 illustrates the language on a small example.
Each actor has a single compute method that represents the
execution of one iteration of the actor. The code of this
method is written in C++ and uses various push/pop intrin-
sics to send/receive data, as well as set/get for parameters.
An intrinsic api is also used for each application domain. It
includes common, platform agnostic operations such as fft.
Choosing C/C++ language for the core code of the actors
presents many advantages: it allows to reuse legacy code and
highly optimized tools such as C compilers, do not require
to learn a new language, and permits easy simulation and
functional validation. Moreover, the support of a general
purpose language for describing the graph structure greatly
simplifies the development of complex applications.
void MIMO: : compute ( ) {
[ . . . ]
for ( i =0; i<nb ant ; i++) {
va l [ i ]= in [ tab [ i ] ] . pop ( ) ;
}
[ . . . ]
(a) Core computation
SRC s r c [NB ANT ] ;
FFT f f t [NB ANT ] ;
MIMO mimo(NB ANT) ;
for ( i = 0 ; i<NB ANT; i++){
f f t [ i ] . in <= sr c [ i ] . out ;













Figure 4: A simple program excerpt and the corresponding
part of the graph for NB_ANT=4.
Having a graph representing all computations and commu-
nications is half of the work. We will explain in the next
section how we use this representation to generate code




In section 2.2 we have seen that support for hardware accel-
eration can be done using an api, which is the case in our
approach. The difficulty to solve here is when a hardware
accelerator covers several operations of the api. In that case
the operations may be distributed into several actors, pos-
sibly preventing to take full advantage of the accelerator’s
capabilities. To solve this problem, we chose to repurpose
the notion of actor fusion to support hardware acceleration.
Filter fusion was first introduced by Proebstring et al. [16],
and adapted to data flow in StreamIt [10]. Fusion is a trans-
formation which assembles together two actors by merging
their compute functions, enabling optimizations inside the
resulting function. In previous works, optimization consists
in inlining the code of the two actors, replacing fifos by
local variables. This transformation enables code optimiza-
tion on the resulting function, with buffer minimization or
loop unrolling. In our case, it also enables the support of
complex hardware accelerators by merging intrinsic calls in
the same actor compute function, allowing the resulting ac-
tor to match the hardware granularity. We show below how
to support spdf actor fusion and set conditions for fusing
actors in an arbitrary complex graph.
A Bp q
Figure 5: Simple parametric graph example.
Fig. 5 illustrates a minimal parametric graph with two ac-
tors A and B we want to fuse. When fusing actors in sdf,
rates between the two actors are used to compute the execu-
tion order of the resulting actor. Contrary to sdf programs
where rates are statically known, here p and q are parametric
expressions unknown at compilation time.
To fuse two actors in a parametric graph, we use the concept
of local solution from spdf [9] to solve the execution order.
The local solution defines for a subset of actors the mini-
mal number of iterations of an actor to return the subset
to its initial state, and is denoted #LX. Using these local
solutions, code is generated for the composite actor.
void AB: : compute ( ) {
data t f i f o AB [ p ∗ q ] ;
for ( i =0; i < q ; i++) {
A: : compute ( )
}
for ( i =0; i < p ; i++) {
B : : compute ( )
}
}
Figure 6: Resulting code of actor A and B fusion in Fig. 5.
The code resulting from fusion of actors A and B from Fig. 5 is
illustrated in Fig. 6. The compute function of each actor Xi
is inlined inside a loop repeated #LXi times, with #LA = q
and #LB = p in our example. Local variables replaces fifo
connecting actors. It is worth noting that push and pop
access to this fifo in A::compute() and B::compute() are
replaced by access to local variable fifo_AB. At this point,
code optimization is applied on the generated function.
On the graph level, a composite actor is created with the two
fused actors. The fifo between actors have been replaced,











Figure 7: Fusion example of actors A and C would lead to a
deadlock.
Safe actor fusion is conditioned by the graph topology, some
fusions possibly creating a graph deadlock. For example, in
Fig. 7 the fusion of actors A and C would create an inter-
dependency between resulting actor AC and B. Indeed, AC
is waiting for data on edge (B,C) to start, while actor B is
waiting for data on edge (A,B). From this interdependency
ensue a deadlock between AC and B. In order to avoid such
deadlock, we define a criterion for fusion safety.
Definition 1 (Fusion Safety). Let P (Xi, Xj) be the
set of paths connecting actors Xi and Xj . The fusion be-
tween two actors Xi and Xj is safe if all paths between the
two actors are a direct edge between them. Formally,
∀p ∈ P (Xi, Xj), p = (Xi, Xj)
Intuitively, this condition prevents the creation of new loops
in the graph, effectively avoiding interdependency creation
resulting in a deadlock. A similar condition is present in
StreamIt, where vertical fusion is limited to pipeline con-
struct [10].
Feedback loops are not accounted in our safety criteria, which
ignores edges with initial tokens. Indeed, edges used for
feedback loops have initial tokens to permit execution of the
graph cycle. The liveness property defined in spdf [9] en-
sures that enough tokens are available on each feedback edge
to avoid deadlock. On this condition, the graph is said to be
loosely connected, and we can safely ignore edges containing
initial tokens in our fusion criterion.
Based on fusion mechanism, the mapping of actors on cores
is responsible for the support of hardware mechanisms. If
two actors are using api calls which are supported by a sin-
gle core, these two actors are mapped on the same core and
fused. Code specialization is applied in the resulting actor to
match the platform operator granularity, optimizing hard-
ware resources. Currently, due to resources constraints, the
mapping in our compilation flow is provided manually by
the programmer. Automation of this mapping could rely on
a model of the platform cores and their affinity to api calls,
which would take advantage of the platform heterogeneity.
We describe concrete fusion example on our experimentation
platform in section 5.
4.2 Communication
All communications in a data flow graph are explicit by con-
struction, actors having no side effects. Using this property,
we know statically all communications, with their sources,
destination and the (potentially parametric) number of data
exchanged. From this analysis, we can guarantee that the
data flow graph can be executed in bounded time, with
bounded memory, or send feedback to the programmer as
to which part of his application is defective.
In our compilation flow, actors are statically allocated to
cores. Using this mapping, fifomemory can be allocated lo-
cally to minimize the memory access cost. We note that ap-
plication graphs have no prerequisite on the platform mem-
ory layout. From this observation, we conclude that our
data flow application is platform-agnostic. Such a property
is very important, as it unlock programming of very different
platforms with possibly complex memory layouts, without
putting the burden on the developer.
Moreover, using the communication and placement informa-
tion, we are able to generate all configurations for communi-
cation hardware mechanisms automatically. Compared with
of the difficulty encountered when writing these configura-
tions manually, as described in section 2.1, the data flow
abstraction is a real game changer. The added bonus of this
method is that communications are verified in the data flow
graph, and the generated code is correct by construction.
4.3 Scheduling
Distributed scheduling of tasks is a hard problem to tackle
by itself. The distributed controllers add to this complexity
by requiring a specific model of execution (MoE), potentially
different for each targeted platform. To solve this problem,
we use the quasi-static schedule from spdf.
This schedule model is interesting as it makes no assump-
tions on the underlying MoE. Looking at the bibliography,
we back-up that claim with implementation on several plat-
forms with very different MoE.
Dynamic scheduler. The authors of spdf propose a first
model for parameter communications, using up and down
samplers [9]. Their model can be scheduled as a dynamic
data flow graph by existing approaches.
Slotted scheduler. In another approach on the Sthorm
platform [1], the parametric data flow graph state is used to
schedule actors in time slots. This approach could easily be
adapted to use quasi-static schedules instead of the graph.
Split scheduler. We propose to use a new approach, split-
ting the schedule between central and distributed controllers,
to demonstrate the versatility of our approach for platforms
such as Magali.
To illustrate this splitting, we use the schedule of actor B
from Fig. 3, (pop p; (Bp; push q)2). In this schedule, Bp
is managed by the distributed controller, while parameter
communication is managed by the central controller. For a
large parameter p this distributed scheduling saves a lot of
potentially costly synchronizations.
5. RESULTS
In the previous section we described how we abstract hard-
ware acceleration using a data flow MoC, especially for com-
putation, communication and scheduling. We are now going
to demonstrate the viability of our approach on the ceaMa-
gali platform, answering the needs from section 2.1. We ex-
tracted representative parts of the lte protocol to illustrate
the challenges in terms of programmability and dynamicity,
and split them into 3 test case applications.
The mapping of the applications on the Magali architec-
ture is illustrated in Fig. 8a. The FFT test case in Fig. 8b
is a simple application demonstrating the support of plat-
form specific operators. The parametric demodulation test
case is presented in Fig. 8c. The upper part corresponds to
demodulation of a lte frame header, which enables deter-
mination of the modulation scheme mod used to demodulate
the remaining of the frame, as shown on the bottom part of
the figure. An intermediate test case has also been set-up,
which corresponds to the first part of previous test case, i.e.
without the actors that depends on mod.
5.1 Computation
The fft test case showcases the support of platform spe-
cific accelerators using abstract operators because the ofdm
core is capable of performing both an fft and a defram-
ing operation, which are implemented using two actors in
the application graph. The fusion of these two actors en-
ables full support of the ofdm core. The fusion is also used
on the sme core in the parametric demodulation. The split
actor mapped to the sme is only doing data manipulation
and can be processed by the occ mechanism on the sme
core, reducing the required number of fifos. More complex
fusions involving parameters have also been performed, for
example on the rx bit core in the parametric demodulation
test case.
Besides, to tackle the lack of support for variable modulation
DSP$1$ CPU$
SME$1$ OFDM$1$ SME$2$ DSP$3$ DSP$4$ CHAN$DEC$





















































































Figure 8: Mapping of the test case applications on Magali.
offered by the rx bit core, another feature has been intro-
duced in our compilation chain: to address the translation of
the mod parameter into real rx bit core configuration, and
since the parameter has a limited set of possible values, the
compilation flow generates for each value the corresponding
configuration. Control code is automatically inserted in the
scheduling to choose the correct configuration depending on
the parameter value at runtime. Use of this feature is of
course possible for other parameters and cores.
5.2 Communication
Reminding the constraints of the platform exposed in sec-
tion 2.1, all communications on the Magali platform need to
be statically generated. As we have seen, data flow exposes
all communications, and we are able to assess statically for
each communication the cores involved, the number of data
sent, the parameters used and their producer. Using this
knowledge, generation of the configurations for all icc/occ
communications accelerators is automatic and suffers none
of the complexity of the hand written approach, while re-
sulting to similar performances (see section 5.4).
5.3 Scheduling
Once computation and communication are generated, the
next step consist in scheduling them. From section 2.1, we
know the Magali platform offers limited distributed schedul-
ing capabilities. Expressivity of the quasi-static scheduling
is supported by splitting the control between the central con-
troller (an arm processor) and the distributed controllers
(ccc), as illustrated in the split scheduler approach from
section 4.3.
To make this splitting clear, we reuse the schedule example
of actor B in Fig. 3: (pop p; (Bp; push q)2). The ccc cannot
produce or consume parameters, excluding pop p and push q
commands. These steps are performed by the central con-
troller. In turn, this controller sends the Bp schedule to the
ccc for distributed scheduling when knowing the p value.
The split quasi-static schedules are generated automatically
by our compiler and benefit from the Magali platform spe-
cific support for parameters, which was not the case in pre-
vious works. This shows the relevance of the spdf to address
distributed hardware constraints.
In terms of execution model, the central controller manages
schedules for all cores using one thread per core. The syn-
chronization with the distributed hardware is provided by
interrupts and semaphores from the eCos operating system.
5.4 Performances
To assess the performances obtained using our compiler, we
present execution times in Tab. 1. Results are compared
between hand-written code, generated code and a previous
work on the Magali platform [17] for the first test case. This
work uses a radio virtual machine to brings portability and
flexibility, at the expense of byte code interpretation over-
head. Moreover, the physical layer description model used
is too simple to effectively take advantage of the distributed
control features offered by Magali, resulting in an important
increase of execution time.
Application hand-written generated [17]









288 µs 558 µs
(+94%)
-
Table 1: Performance result of generated code with respect
to hand-written code
Indeed, the results on the fft test case showcase the need for
distributed controller support, with ten times less overhead
in our approach than in [17]. For the two others test cases,
the platform is correctly supported with our abstraction and
applications are running faultlessly. The main reason for the
overhead in the compiled application is the MoE used on the
central controller. Typically, hand written code is synchro-
nized on parameter exchange at the graph level, splitting
the application in so-called phases. Our compiler generates
a dedicated thread for each core on the central controller,
aiming at a finer-grained control. This fine-grained control
induces a higher number of synchronizations on the central
controller, resulting in an important overhead.
It should be noted that the MoE used in Magali is inde-
pendent from the compilation flow. In order to improve
performances on this target, ongoing work is done to im-
prove this model to fit the platform constraints. This can
be done on the one hand by specializing the scheduler for
the types of synchronizations required by data flow, on the
other hand a better use of static knowledge harvested on the
graph to reduce the number of synchronizations. This can
be done while maintaining the same compilation flow, and
will further prove the relevance of our approach.
6. CONCLUSION
Current architectural trend, especially in embedded applica-
tions, is leaning towards heterogeneous, specialized socs to
answer energy and performance constraints. Programming
these platforms is inherently difficult, with a lack of adapted
tools and abstractions. New data flow MoCs such as spdf
provide sufficient expressivity to describe the complex ap-
plications targeted by these platforms, as well as a relevant
abstraction level to ease the programmer’s work.
Based on that premise, we have shown how the analysis
made on spdf can be used to generate code that takes ben-
efits from the acceleration hardware mechanisms found in
nowadays socs. We described the framework provided by
our compilation flow for analysis on computation, communi-
cation and scheduling. Using these informations, we demon-
strated the viability of our approach on the Magali lte
modem prototype for each of these hardware mechanisms,
backed by performances results on a real-world application.
Adapting this compilation flow to other heterogeneous plat-
forms is currently ongoing, as well as optimization of the
central scheduler to reach better performance on Magali.
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